

TTC/TTS Tester (TTT) Module User Manual

Eric Hazen <hazen@bu.edu>, Christopher Woodall <cwoodall@bu.edu>, Charlie Hill <chill90@bu.edu>

June 3, 2013

Contents

1	Overview	3
2	Quick Start Guide	4
3	Hardware Description	4
3.1	Jumpers: Setting the Serial Number	4
3.2	LED Arrangement	5
3.3	NIM Outputs	5
3.4	NIM Inputs	6
3.5	LHC Clock Input	6
3.6	Optical Fiber Transceivers	6
3.6.1	TTC Protocol	6
3.6.2	SFP Transmitter	6
3.6.3	SFP Receiver	7
3.7	Ethernet Interface	7
3.8	JTAG Port	7
3.9	Legacy TTS LVDS (RJ-45)	8
3.10	Error Counters	8
4	Software Configuration	8
5	IPBus Registers	8

1 Overview

This document describes a module developed at Boston University for use in CMS test stands, especially those based on MicroTCA using the AMC13 module for clock/trigger/DAQ functions. The TTC/TTS Tester Module (TTT) performs the following functions:

- Generate simulated TTC signals on two optical fiber outputs, with:
 - L1A generated periodically or at pseudo-random intervals
 - BC0 with correct spacing (every 3563 clocks)
 - CMS trigger rules observed (programmable)
 - TTS buffer status respected
- Receive and process TTS status from AMC13 on optical fiber
 - Use to modulate trigger rate for internally-generated L1A
 - Translate to legacy TTS (FMM) output on RJ-45 connector




Figure 1: Board Overview with Connectors

Illustration 1 shows an overview of the board with connectors and controls. Detailed information is in the Hardware Description section.

2 Quick Start Guide

Connect a 5V power supply to the power connector (J9). Use the supplied wall transformer (or make your own cable; center terminal is positive).

The board should provide the following functions without any software intervention:

- The BC0 nim output should provide a $75ns$ (three clock cycles) wide pulse at the LHC orbit frequency.
- Both TTC fiber outputs (transmitter on SFP) should provide a valid TTC bit stream with BC0 encoded every $88\mu s$.
- The TTS state received from the AMC13 on the SFP receivers should be output as LVDS on the RJ-45 outputs.
- The NIM0 input should generate a L1A on both TTC outputs when a falling edge is seen.

In order, to use the board in “receiver” mode, where the Channel A and Channel B SFP connectors output BC0’s and take the received messages and output the L1A’s and BC0’s on the associated NIM outputs, you need to write “0x10” to the TTTControlReg (Address: 0x2). Please, refer to Figure 1 for location. More detailed information can be found in the section “NIM Outputs”.

3 Hardware Description

Figure 2 is a basic interface diagram.




Figure 2: TTT Block Diagram, with all connectors noted.

3.1 Jumpers: Setting the Serial Number

The TTT board provides 4 GPIO pins on J14, surrounded by 3.3V (J3) and GND (J17). These 4 GPIO pins go to pins P35, P32, P30 and P39 on the Spartan-6 and are used to set the serial number. Each board is assigned and

shipped with a serial number in a 4-bit number space, where each bit of the serial number corresponds to one jumper as indicated in Figure 3. The jumper setting of 0 is reserved for verification mode.




Figure 3: Configuration for Settings Jumpers

3.2 LED Arrangement

Figure 4 shows the LED arrangement on the front of the TTT. In the default power-on mode of operation the LEDs indicate the following:

G7		G5		G3		G1		R1	
G6		G4		G2		G0		R0	

Figure 4: LED Arrangement and Association

- When R0 is solid the DCM is locked and reliable operation can be expected.
- R1 indicates that power is being applied to the board.
- G0-3 indicate the Serial Number (IP and MAC address) that is currently set.
- G4-7 indicate the current TTS state being sent to the Ch. A Fiber.

LED Functions inside of the VERIFY firmware are described in the TTT Hardware Verification Procedure section of this document.

3.3 NIM Outputs

The NIM outputs can be seen in Figure 1 and are labeled as BC0 (J5), L1A (J4), NIM0 (J18, aux. BC0) and NIM1 (J19, aux. L1A). Modes for NIM outputs can be selected using TTTCtrlRegister bits 4 to 7.

In the default mode (TTTCtrlRegisters[7..4] (0x2) set to 0x0):

- J5 will output BC0 generated internally on the TTT.

- J4 will output the L1As being generated by the TTT as setup by the software (see the Software Configuration Section).

In the receiver mode (TTTControlRegisters[7..4] (0x2) set to 0x1):

The NIM inputs can be seen in Figure 1 and are labeled NIM_IN0 (J20), NIM_IN1 (J21), NIM_IN2 (J22), and NIM_IN3 (J23). The default mode only utilizes NIM_IN0 which looks for falling edges and generates a single L1A. Currently no other features or configurations are available for the NIM Inputs, but a configuration register has been made available for future modes (TTTNimInConfig).

This input provides the option to substitute an external clock for the on-board 40.079 MHz crystal. It must be selected by writing a “1” to bit 2 of register 0x2 (TTTControlReg).

Two SFP cages are provided for optical fiber transceivers. For compatibility with the TTC system it is recommended to use SFP transceivers compatible with the ATM network protocol.

The SFP transceivers process biphasemark encoded bit streams using the protocol specified for the CERN TTC system[?]. The biphasemark encoding scheme is illustrated in Figure 5. Two bits (called channels A, B) are transmitted each clock cycle. Channel A indicates that an L1A is present, while channel B is used to carry serial data as detailed in Figure 6. Channel B sends 1's continuously when idle, with a 1→0 transition representing the start of a frame. Various types of frames are documented for the TTC system, but the only type used by this board is the “Broadcast Command” frame. An 8-bit command is transmitted, with the values of the bits shown in Fig. 6.

Figure 5: TTC Low-Level Encoding

The transmitters simulate the output of the TTC system. The A channel is used to carry L1A generated internally or received from the NIM0 input. The B channel sends broadcast commands such as those shown in Table 1. BCR/BC0 is sent every orbit (3563 clocks).




Figure 6: TTC Frame and Broadcast Command Format

Value	Acronym	Name
00101000 (0x28)	OCR	Orbit Count Reset
00000010 (0x02)	ECR	Event Count Reset
00000001 (0x01)	BCR	(<i>a.k.a.</i> BC0) Bunch Count Reset

Table 1: TTC Broadcast Commands Send/Processed by TTT

3.6.3 SFP Receiver

The SFP Receiver receives a bitstream from the AMC13 module which carries TTS and local trigger information. The TTC protocol is currently used. A broadcast command is sent periodically by the AMC13 in which the upper 4 bits represent the current TTS state. Channel A is used for local L1A generated in the AMC13.

The TTS state is output to the corresponding RJ-45 connector, and also used to modify the operation of the internal L1A generator. If the TTS signals represent any state other than “Ready” the L1A will be halted until the state returns to “Ready”.

3.7 Ethernet Interface

The ethernet interface seen in Figure 1 can be used to communicate between the TTT board and a computer over an 100Mb Full Duplex ethernet connection. All ethernet transactions are handled by the IPBus (v1.3) Firmware Core. For more information on software configuration please see the Software Configuration section.

I/P addresses are set by jumper on the PC board as shown in Table 2. For reference on how the jumpers are set up see the section “Jumpers: Setting the Serial Number”.

In addition to being used by the software to configure the TTT the ethernet can be used to write to the flash on the TTT. Writing to the flash over IPBus allows for firmware updates to be carried out without a JTAG programming device. Information on how to do this is available in the Software Configuration section. This is only valid for non-volatile programming and the old software version will be overwritten.

3.8 JTAG Port

A JTAG at site J1 is provided as a standard .1 inch header. The signal names are marked (TMS, TDI, etc) on the TTT board. This particular JTAG pinout is meant for use with the Digilent HS-1 JTAG programmer for Xilinx chips. However, another JTAG programmer which is compatible with the Xilinx ISE software, or known to be compatible with Xilinx 6 series chips may also work, but will receive no user support. This port can be used for

Serial Number	MAC Address	IP Address
000	08-00-30-F3-00-00	192.167.2.32
001	08-00-30-F3-00-01	192.168.2.33
002	08-00-30-F3-00-02	192.168.2.34
003	08-00-30-F3-00-03	192.168.2.35
004	08-00-30-F3-00-04	192.168.2.36
005	08-00-30-F3-00-05	192.168.2.36
006	08-00-30-F3-00-06	192.168.2.38
007	08-00-30-F3-00-07	192.168.2.39
008	08-00-30-F3-00-08	192.168.2.40
009	08-00-30-F3-00-09	192.168.2.41
010	08-00-30-F3-00-0a	192.168.2.42

Table 2: IP and MAC Addresses

both volatile (program to FPGA) and non-volatile (program to SPI Flash) programming using the provided “.bit” and “.mcs” files.

3.9 Legacy TTS LVDS (RJ-45)

In the “default” mode, set by writing 0x0 to bits 8 to 11 in the TTTControlReg (address: 0x2) register, the LVDS channels act as follows:

- The Channel A and Channel B Tx LVDS RJ-45 connectors echo the TTS state being received the Channel A and B fibers.
- All LVDS Rx channels are turned off.

In “legacy” mode, set by writing 0x1 to bits 8 to 11 in the TTTControlReg (Address: 0x2) register, the channels act as follows:

- The Channel A Rx LVDS connector receives the TTS state, Fiber TTS messages are ignored.
- Channel A Tx continues to output the fiber TTS states as in “default” mode.

3.10 Error Counters

Internal error counters are present for the Channel A and B fiber broadcast errors and Ethernet frame errors. The addresses can be seen in Table 3, CHxFiberErrors_SingleBit shows single bit errors, which have been corrected with the hamming code, and CHxFiberErrors_MultiBit shows multi bit and frame errors which were uncorrectable. The EthFrameErrors (0x7) register shows ethernet frame errors, which includes CRC mismatches and general ethernet frame problems.

The error counters can be reset by writing ‘1’ to bit 29 in TTtActionReg.

4 Software Configuration

For now please referenc Charlie Hill’s TTT software documentation. A software quickstart guide is coming. As of now, the supported release will be based on PyChips, not μ HAL, due to problems with the 100Mb/s TTT ethernet connection.

5 IPBus Registers

Table 3 documents all of the registers in the TTT and a basic description, some registers have further documentation sections when required.

Table 3: TTT Register Table

Name	Address	Bit Mask	R/W	Description
VERSION	0x00000000	0xffffffff	R	Format: YYYYMMDD where [Y]ear, [M]onth and [D]ay
FirmwareVersionID	0x00000000	0xffffffff	R	Firmware Version ID (same as VERSION), maintains backwards compatibility.
STATUS	0x00000001	0xffffffff	R	0x1 read/write
FLASH_MemoryRead	0x00000001	0x00000004	R	Read to get Memory Read.
FLASH_FIFOempty	0x00000001	0x00000002	R	Fifo Empty Status
FLASH_BUSY	0x00000001	0x00000001	R	Flash Busy
FLASH_CMD	0x00000001	0xffffffff	W	Flash command register
TTTControlReg	0x00000002	0xffffffff	R/W	Control Reg
TTTControlReg_ClkSel	0x00000002	0x00000004	R/W	Write to '1' to change clock source to LHC Clock.
TTTControlReg_DisableBC0	0x00000002	0x00000008	R/W	Write to '1' to disable BC0's on all output streams.
TTTControlReg_NimModes	0x00000002	0x000000f0	R/W	Sets NIM modes the controls are as follow. write '1' to bit 0 to switch to receiver mode.
TTTControlReg_NimModes	0x00000002	0x00000f00	R/W	Sets LVDS modes. Write to '0x1' to have TTS State come from the Channel A LVDS port.
TTTControlReg_Reset	0x00000002	0x80000000	R/W	Triggers 'rst_n' in the firmware, which causes a full reset.
TTTActionReg	0x00000003	0xffffffff	R/W	Action Register
TTTActionReg_SendBcastCmd	0x00000003	0x00000002	R/W	Write '1' to send Bcast Command, auto resets to '0'.
TTTActionReg_ErrCntRst	0x00000003	0x20000000	R/W	Write to '1' to reset error counters, auto resets to '0'.
TTTBcastCmd	0x00000004	0xffffffff	R/W	Load Broadcast command into the lower 8 bits, the remaining bits do not matter. Send using TTTActionReg bit 1.
CHAFiberErrors	0x00000005	0xffffffff	R	Counts single- and multi-bit errors on the Channel A fibers broadcast commands.
CHAFiberErrors_SingleBit	0x00000005	0x0000ffff	R	Counts single-bit errors on the Channel A fiber.
CHAFiberErrors_MultiBit	0x00000005	0xffff0000	R	Counts multi-bit errors on the Channel A fiber.
CHBFiberErrors	0x00000006	0xffffffff	R	Counts single- and multi-bit errors on the Channel B fibers broadcast commands.
CHBFiberErrors_SingleBit	0x00000006	0x0000ffff	R	Counts single-bit errors on the Channel B fiber.
CHBFiberErrors_MultiBit	0x00000006	0xffff0000	R	Counts multi-bit errors on the Channel B fiber.

Continued on next page

Table 3 -- continued from previous page

Name	Address	Bit Mask	R/W	Description
EthFrameErrors	0x00000007	0xffffffff	R	32-bit counter for Ethernet frame errors.
TTSOrbitLength	0x00000100	0xffffffff	R/W	BX per orbit (nom. 3563)
TTSTrigStart	0x00000101	0xffffffff	R/W	delay to first trigger
TTSOrbitMax	0x00000102	0xffffffff	R/W	number of orbits with triggers
TTSL1ASpacing	0x00000103	0xffffffff	R/W	spacing of L1A within orbit
TTSL1APerOrbit	0x00000104	0xffffffff	R/W	number of L1A per orbit
TTSRepeatPeriod	0x00000105	0xffffffff	R/W	time between repeats in orbits
TTSFifoByte	0x00000106	0xffffffff	R/W	Select byte to read:
TTSFifoByte_FifoData	0x00000106	0x0000000f	R/W	Fifo data
TTSFifoByte_FifoWordCnt	0x00000106	0x00000030	R/W	Fifo Word Count
TTSFifoByte_TriggerCnt	0x00000106	0x0000003c	R/W	Trigger Count
TTSFifoByte_CounterMux	0x00000106	0x00000040	R/W	Counter Mux
TTSCounterByte	0x00000107	0xffffffff	R/W	Select counter to read: 0-3 Rule violation 1-4
TTSRateSet	0x00000108	0xffffffff	R/W	random threshold
TTSRule1	0x00000109	0xffffffff	R/W	no more than 1 trig/N Bx
TTSRule2	0x0000010a	0xffffffff	R/W	no more than 2 trig/N Bx
TTSRule3	0x0000010b	0xffffffff	R/W	no more than 3 trig/N Bx
TTSRule4	0x0000010c	0xffffffff	R/W	no more than 4 trig/N Bx
TTSclkSel	0x0000010d	0xffffffff	R/W	select orbit signal clock phase
TTSSetBPDelay	0x0000010e	0xffffffff	R/W	delay responding to BSY, OFW
TTSBPSampleMask	0x0000010f	0xffffffff	R/W	sample TTS when (n and BcN) == 0
TTSTTCBxNum	0x00000110	0xffffffff	R/W	NIM TTS output at this BcN
TTSTTCCmdPrescale	0x00000111	0xffffffff	R/W	NIM TTS prescale (not impl yet)
TTSControlReg	0x00000112	0xffffffff	R/W	Control Register
TTSControlReg_enBurt	0x00000112	0x00000001	R/W	enable burst (>1 trigger per orbit)
TTSControlReg_enRepeats	0x00000112	0x00000002	R/W	enable repeats
TTSControlReg_enBP	0x00000112	0x00000004	R/W	enable back pressure
TTSControlReg_enRandTrig	0x00000112	0x00000008	R/W	enable random triggers
TTSControlReg_disableBlanking	0x00000112	0x00000010	R/W	disable blanking of L1A in orbit gap
TTSStatusReg	0x00000113	0xffffffff	R	Status Register
TTSStatusReg_FifoEmpty	0x00000113	0x00000001	R	Fifo Empty
TTSStatusReg_FifoFull	0x00000113	0x00000002	R	Fifo Full
TTSActionReg	0x00000114	0xffffffff	R/W	Action Register
TTSActionReg_L1Aen	0x00000114	0x00000001	R/W	bit 0 - L1A enable
TTSActionReg_advanceFifo	0x00000114	0x00000002	R/W	bit 1 - advance TTS FIFO to next word
TTSActionReg_captureTrigCnt	0x00000114	0x00000004	R/W	bit 2 - capture trigger count for readout
TTSActionReg_genNewRand	0x00000114	0x00000008	R/W	bit 3 - generate new random number
TTSActionReg_RST	0x00000114	0x00000080	R/W	bit 7 - reset

Continued on next page

Table 3 -- continued from previous page

Name	Address	Bit Mask	R/W	Description
TTSDDataReg	0x00000115	0xffffffff	R	Where data selected by TTSFifoByte is presented.
FLASH_WBUF	0x00001000	0xffffffff	R/W	Write flash
FLASH_RBUF	0x00001080	0xffffffff	R/W	Read flash